Abstract-A distribution static compensator (DSTAT-COM
It provides load voltage regulation by supplying fundamental reactive current into source [5] , [10] [11] [12] [13] [14] [15] .
However, most of the conventional DSTATCOMs used for voltage regulation consider highly inductive and/or significantly large feeder impedance [11] , [13] . This is usually not true in a distribution system where feeder impedance used to be resistive in nature [16] , [17] . In this scenario, the DSTATCOM will have small voltage regulation capability. Another important issue is the generation of reference load voltage. In conventional DSTATCOM application for voltage regulation, reference load voltage is set at 1.0 per unit (p.u.) [13] . At this load voltage, voltage-source inverter (VSI) always exchanges reactive power with the source with leading power factor. This causes continuous power losses in the feeder and VSI. Also, a conventional DSTATCOM requires high-current rating VSI to provide voltage support [11] . This high-current requirement increases the power rating of the VSI and produces more losses in the switches as well as in the feeder.
The voltage regulation performance of DSTATCOM mainly depends upon the feeder impedance and its nature (resistive, inductive, stiff, nonstiff). For voltage control mode (VCM) operation of DSTATCOM and/or grid-connected inverters, the idea of inserting an external inductor in line has been reported [18] , [19] . However, in these schemes, only the concept has been introduced leaving ample scope for further investigation and insight into the design details.
The focus of this paper is to provide a detailed design procedure for selecting the external inductor which satisfies several practical constraints, allow DSTATCOM to regulate load voltage in stiff as well as resistive feeder, reduce the current requirement for mitigation of sag, and reduce the system losses. With coordinated control of the load fundamental current, terminal voltage, and voltage across the external inductor, a dynamic reference load voltage generation scheme is presented. This scheme ensures unity power factor (UPF) operation during normal operation and maintains load voltage constant during voltage disturbances. Detailed simulation and experimental results are included to verify the DSTATCOM performance. Fig. 1 shows the power circuit diagram of the DSTATCOM topology connected in the distribution system. L s and R s are source inductance and resistance, respectively. An external inductance L ext is included in series between load and source points. This inductor helps DSTATCOM to achieve load voltage regulation capability even in worst grid conditions, i.e., resistive or stiff grid. From IEEE-519 standard, point of common coupling (PCC) should be the point which is accessible to both the utility and the customer for direct measurement [20] . Therefore, the PCC is the point where L ext is connected to the source. The DSTATCOM is connected at the point where load and L ext are connected. The DSTATCOM uses a three-phase four-wire VSI. A passive LC filter is connected in each phase to filter out high-frequency switching components. Voltages across dc capacitors, V dc1 and V dc2 , are maintained at a reference value of V dcref .
II. DSTATCOM IN THE POWER DISTRIBUTION SYSTEM

III. EFFECT OF FEEDER IMPEDANCE ON VOLTAGE REGULATION
To demonstrate the effect of feeder impedance on voltage regulation performance, an equivalent source-load model without considering external inductor is shown in Fig. 2 . The current in the circuit is given as
where
and θ s are rms source voltage, rms load voltage, rms source current, feeder impedance, load angle, power factor angle, and feeder impedance angle, respectively. The three-phase average load power (P l ) is expressed as
Substituting V l and I s into (2), the load active power is
Rearranging (3), expression for δ is computed as follows:
For power transfer from source to load with stable operation in an inductive feeder, δ must be positive and less than 90
• . Also, all the terms of the second part of (4), i.e., inside cos −1 , are amplitude and will always be positive. Therefore, the value of the second part will be between "0" and "π/2" for the entire operation of the load. Consequently, the load angle will lie between θ s and (θ s − π/2) under any load operation, and therefore, maximum possible load angle is θ s .
The vector expression for source voltage is given as follows:
A DSTATCOM regulates the load voltage by injecting fundamental reactive current. To demonstrate the DSTATCOM voltage regulation capability at different supply voltages for different R s /X s , vector diagrams using (5) are drawn in Fig. 3 . To draw these diagrams, load voltage V l is taken as reference phasor having the nominal value OA (1.0 p.u.). With aim of making V l = V s = 1.0 p.u., locus of V s will be a semicircle of radius V l . Since the maximum possible load angle is 90
• in an inductive feeder, phasor V s can be anywhere inside curve OACBO. It can be seen that the value of θ s + φ must be greater than 90
• for zero voltage regulation. Additionally, it is possible only when power factor is leading at the load terminal as θ s cannot be more than 90
• . Fig. 3(a) shows the limiting case when R s /X s = 1, i.e., θ s = 45
• . From (4), the maximum possible load angle is 45
• . The maximum value of angle, θ s + φ, can be 135
• when φ is 90
• . Hence, the limiting source current phasor OE, which is denoted by I slimit , will lead the load voltage by 90
• . Lines OC and AB show the limiting vectors of V s and I s Z s , respectively, with D as the intersection point. Hence, area under ACDA shows the operating region of DSTATCOM for voltage regulation. The point D has a limiting value of V slimit = I s Z s = 0.706 p.u. Therefore, maximum possible voltage regulation is 29.4%. However, it is impossible to achieve these two limits simultaneously as δ and φ cannot be maximum at the same time. Again if Z s is low, the source current, which will be almost inductive, will be enough to be realized by the DSTATCOM. Fig. 3 maximum possible voltage regulation is 13.4%. However, due to high-current requirement, a practical DSTATCOM can provide very small voltage regulation. Voltage regulation performance curves for more resistive grid, i.e., θ s = 15
• , as shown in Fig. 3 (c), can be drawn similarly. Here, area under ACDA is negligible. For this case, hardly any voltage regulation is possible. Therefore, more the feeder is resistive in nature, lesser will be the voltage regulation capability.
Therefore, it is inferred that the voltage regulation capability of DSTATCOM in a distribution system mainly depends upon the feeder impedance. Due to resistive nature of feeder in a distribution system, DSTATCOM voltage regulation capability is limited. Moreover, very high current is required to mitigate small voltage disturbances, which results in higher rating of insulated-gate bipolar transistor switches as well as increased losses. One more point worth to be noted is that, in the resistive feeder, there will be some voltage drop in the line at nominal source voltage which the DSTATCOM may not be able compensate to maintain load voltage at 1.0 p.u. even with an ideal VSI.
IV. SELECTION OF EXTERNAL INDUCTOR FOR VOLTAGE REGULATION IMPROVEMENT AND RATING REDUCTION
This section presents a generalized procedure to select external inductor for improvement in DSTATCOM voltage regulation capability while reducing the current rating of VSI. Fig. 4 shows single-phase equivalent DSTATCOM circuit diagram in distribution system. With balanced voltages, source current will
where R sef = R s + R ext and X sef = X s + X ext are effective feeder resistance and reactance, respectively. R ext is equivalent series resistance (ESR) of external inductor, and will be small. With θ sef = tan
and Z sef = R 2 sef + X 2 sef as effective impedance angle and effective feeder impedance, respectively, the imaginary component of I s is given as
With the addition of external impedance, the effective feeder impedance becomes predominantly inductive. Hence, Z sef ≈ X sef . Therefore, approximated I im s will be
DSTATCOM Power rating (S v si ) is given as follows [21] :
where I vsi is the rms phase current rating of the VSI and V dc is the voltage maintained at the dc capacitors. The DSTATCOM aims to inject harmonic and reactive current component of load currents. Suppose I im l is the maximum rms reactive and harmonic current rating of the load; then, the value of compensator current used for voltage regulation (same as I im s ) is obtained by subtracting I im l from I vsi and given as follows:
Comparing (8) and (10) while using the value of δ from (4), the following expression is obtained:
(11) The above expression is used to compute the value of external inductor. A design example of external inductor, used for this study, is given in the next section. 
Three-phase rectifier supplying RL load of 50 Ω and 200 mH VSI parameters
Fig. 5. Voltage regulation performance of DSTATCOM with external inductance.
V. DESIGN EXAMPLE OF EXTERNAL INDUCTOR
Here, it is assumed that the considered DSTATCOM protects load from a voltage sag of 60%. Hence, source voltage V s = 0.6 p.u. is considered as worst case voltage disturbances. During voltage disturbances, the loads should remain operational while improving the DSTATCOM capability to mitigate the sag. Therefore, the load voltage during voltage sag is maintained at 0.9 p.u., which is sufficient for satisfactory operation of the load. In the present case, maximum required value of I im l is 10 A. With the system parameters given in Table I , the effective reactance after solving (11) is found to be 2.2 Ω (L sef = 7 mH). Hence, value of external inductance, L ext , will be 6.7 mH. This external inductor is selected while satisfying the constraints such as maximum load power demand, rating of DSTATCOM, and amount of sag to be mitigated. In this design example, for base voltage and base power rating of 400 V and 10 kVA, respectively, the value of external inductance is 0.13 p.u. Moreover, with a total inductance of 7 mH (external and actual grid inductance), the total impedance will be 0.137 p. u. The short-circuit capacity of the line will be 1/0.13 = 7.7 p.u., which is sufficient for the satisfactory operation of the system. Additionally, a designer always has flexibility to find suitable value of L ext if the constraints are modified or circuit conditions are changed. Moreover, the conventional DSTATCOM operated for achieving voltage regulation uses large feeder inductances [11] , [13] .
With the external inductance while neglecting its ESR, R s /X sef will be 0.13, i.e., θ sef = 83
• . Voltage regulation performance curves of the DSTATCOM in this case are shown in Fig. 5 , where the area under ACDA covers the majority of the stable operating range OABO. Hence, introduction of external inductor greatly improves the DSTATCOM voltage regulation capability. Additionally, due to increased effective feeder impedance, the current requirement for sag mitigation also reduces. Moreover, if ESR of the external inductor is included, then the equivalent feeder impedance angle changes slightly (i.e., from 83
• to 80.45 • ) and has negligible effect on the expression obtained in (11) as well as the voltage regulation capability of the DSTATCOM.
VI. FLEXIBLE CONTROL STRATEGY
This sections presents a flexible control strategy to improve the performance of DSTATCOM in presence of the external inductor L ext . First, a dynamic reference load voltage based on the coordinated control of the load fundamental current, PCC voltage, and voltage across the external inductor is computed. Then, a proportional-integral (PI) controller is used to control the load angle, which helps in regulating the dc bus voltage at a reference value. Finally, three-phase reference load voltages are generated. The block diagram of the control strategy is shown in Fig. 6 .
A. Derivation of Dynamic Reference Voltage Magnitude
In conventional VCM operation of DSTATCOM, the reference load voltage is maintained at a constant value of 1.0 p.u.
[10]- [12] . Source currents cannot be controlled in this reference generation scheme. Therefore, power factor will not be unity and source exchanges reactive power with the system even at nominal supply. To overcome this limitation, a flexible control strategy is developed to generate reference load voltage. This scheme allows DSTATCOM to set different reference voltages during various operating conditions. The scheme is described in the following.
1) Normal Operation: It is defined as the condition when load voltage lies between 0.9 and 1.1 p.u. In this case, the proposed flexible control strategy controls load voltages such that the source currents are balanced sinusoidal and VSI does not exchange any reactive power with the source. Hence, the source supplies only fundamental positive-sequence current component to support the average load power and VSI losses. Reference source currents (i * sj , where j = a, b, c are three phases), computed using instantaneous symmetrical component theory [22] , are given as
, and v + pc1 are fundamental positive-sequence components of PCC voltages. Average load power (P l ) and VSI losses (P loss ) are calculated using moving average filter (MAF) as follows: 
The reference source currents must be in phase with the respective fundamental positive-sequence PCC voltages for achieving UPF at the PCC. Instantaneous PCC voltage and reference source current in phase-a can be defined as follows: (12) . With external impedance, the expected load voltage is given as follows:
From (15) and (16), the load voltage magnitude will be
With UPF at the PCC, the voltage across the external inductor will lead the PCC voltage by 90
• . Neglecting ESR of external inductor, it can be observed that the voltage across external inductor improves the load voltage compared to the PCC voltage. This highlights another advantage of external inductor where it helps in improving the load voltage. As long as V la lies between 0.9 and 1.1 p.u., same voltage is used as reference terminal voltage (V * l ), i.e.,
2) Operation During Sag: Voltage sag is considered when value of (18) is less than 0.9 p.u. To keep filter current minimum, the reference voltage is set to 0.9 p.u. Therefore,
3) Operation During Swell: A voltage swell is considered when any of the PCC phase voltage exceeds 1.1 p.u. In this case, reference load voltage (V * l ) is set to 1.1 p.u., which results in minimum current injection. Therefore,
B. Computation of Load Angle (δ)
Average real power at the PCC (P pcc ) is sum of average load power (P l ) and VSI losses (P loss ). The real power P pcc is taken from the source depending upon the angle between source and load voltages, i.e., load angle δ. If DSTATCOM dc bus capacitor voltage is regulated to a reference value, then in steady-state condition, P loss is a constant value and forms a fraction of P pcc . Consequently, δ is also a constant value.
The dc-link voltage is regulated by generating a suitable value of δ. The average voltage across dc capacitors (V dc1 + V dc2 ) is compared with a reference voltage and error is passed through a PI controller. Output of PI controller, δ, is given as
is the voltage error. K pδ and K iδ are proportional and integral gains, respectively.
C. Generation of Instantaneous Reference Voltage
Selecting suitable reference load voltage magnitude and computing load angle δ from (21), the three-phase balanced sinusoidal reference load voltages are given as follows:
These voltages are realized by the VSI using a predictive voltage controller [23] . 
VII. SIMULATION RESULTS
The parameters of DSTATCOM compensated distribution system are given in Table I . Usual scenario in the distribution system having resistive feeder impedance is considered. PSCAD software is used to simulate the system. First, the DSTATCOM is operated in conventional VCM, i.e., 1) without external inductor and 2) with a reference voltage of 1.0 p.u. or 230 V rms. The steady-state waveforms of three-phase PCC voltages, load voltages, source currents, filter currents, and load currents are shown in Fig. 7(a)-(e) , respectively. Here, the DSTATCOM has to compensate only for feeder drop. However, from the load voltage waveform shown in Fig. 7(b) , its magnitude is found to be 227.7 V. It confirms that the DSTATCOM has limited voltage regulation capability in a resistive feeder. It can be noticed from Fig. 7(c) that the magnitude of source current is very large and almost leading load voltage by 90
• . This large reactive current is supplied by the VSI, as shown in Fig. 7(d) , which increases its current rating. These waveforms confirm that a DSTATCOM cannot provide voltage regulation in resistive feeder, requires high-current rating VSI for small voltage regulation, and exchanges reactive power with source even at nominal operation. Further, the high current produces excessive losses in the system. Fig. 8(i)-(v) provides the steady-state waveforms with the designed external inductance and flexible control strategy. This scheme simultaneously controls load voltages and source currents. The three-phase PCC voltages during normal operation are shown in Fig. 8(i) . The load voltages and source currents waveforms are shown in Fig. 8 (ii) and (iii), respectively. These waveforms are balanced and sinusoidal. Also, UPF is achieved at the PCC. Hence, compensator supplies only load harmonic and reactive power in addition to reactive power requirement of the L ext . The THDs in the load currents are 14.5%, 15.3%, and 13.6% for phases a, b, and c, respectively. After the compensation, the THDs in source currents are reduced to 2.4%, 2.7%, and 2.4%, respectively, in phases a, b, and c. The filter and load currents are shown in Fig. 8(iv) and (v) , respectively. These waveforms validate the performance of flexible control strategy as: 1) source does not exchange reactive power from the system; 2) filter does not supply additional current and reduces system losses; and 3) UPF is maintained at the PCC. These features are not available in conventional DSTATCOM operating in VCM.
Approximate losses in the system are given as follows:
In the conventional scheme, the source always exchanges reactive power. Hence, I im s will be nonzero. Also, this current is supplied by the filter, i.e., I f 1 will be higher. However, in the proposed scheme, it is seen that the source does not exchange reactive power in normal operation. Hence, I im s = 0 and I f 1 is reduced. Hence, the proposed scheme reduces losses in the system and utilizes smaller VSI ratings. Small power losses will be there due to the ESR of the external inductor. However, the losses in the ESR will be much smaller than that of reduction of power losses from the conventional DSTATCOM operation.
Voltage sag is created by reducing the source voltage to 0.6 p.u. at t = 0.3 s for four cycles. Fig. 8(vi) shows the PCC voltages. Control of reference load voltage based on the coordinated control of fundamental load current, PCC voltage, and voltage across the external inductor allows DSTATCOM to set different constant reference voltage. The proposed scheme detects voltage sag and load voltage is changed to 0.9 p.u. The waveforms of load voltages are shown in Fig. 8(vii) . This guarantees continuous, flexible, and robust operation of the load. The source currents are increased during sag period as illustrated in Fig. 8(viii) . Fig. 8(ix) shows the filter currents which increase during sag period to support the load voltage. The load currents waveforms presented in Fig. 8(x) are nearly constant during entire operation. Once the sag is removed at t = 0.38 s, slowly all the waveforms reach the presag values. With the results of Fig. 8(vi)-(x) , it can be concluded that the proposed scheme makes load operation continuous.
Source voltage is increased to 1.4 p.u. at t = 0.8 s to create swell. The PCC voltages are shown in Fig. 8(xi) . The algorithm detects swell and maintains load voltage at 1.1 p.u. The waveforms are shown in Fig. 8(xii) . The waveforms of the source, filter, and load currents are shown in Fig. 8(xiii)-(xv) , respectively. The filter currents increase during swell which increases the source currents as well. Load currents are nearly constant throughout the operation. Once sag is removed, it is detected by the algorithm and system is brought to the steady-state conditions. It confirms effectiveness of the proposed scheme.
VIII. EXPERIMENTAL RESULTS
A reduced scale experimental prototype, as shown in Fig. 9 , is developed to validate the capability of proposed scheme. The parameters of the system are given in Table II. Performance of the DSTATCOM and flexible control strategy at the steady state is shown in Fig. 10(a) . The three-phase PCC voltages, load voltages, source currents, filter currents, and load currents are shown in Fig. 10(i)-(v) , respectively. The scheme Three-phase rectifier supplying RL load of 50 Ω and 100 mH VSI parameters
makes both three-phase source currents as well as load voltages balanced and sinusoidal. The THDs in the load currents are 18.1%, 17.5%, and 19.4% for phases a, b, and c, respectively. After the compensation, the THDs in source currents are reduced to 3.2%, 3.6%, and 3.4%, in respective phases. Also, source currents are in-phase with the respective PCC voltages. It confirms that the source does not exchange any reactive power with the system. Therefore, the filter currents consist of harmonic and reactive component of load current in addition to reactive current requirement of external inductor. The performance of the proposed scheme during voltage sag is shown in Fig. 10(b) . The PCC voltages shown in Fig. 10(vi) are decreased to 0.6 p.u. during the sag period. The control strategy detects sag and maintains load voltage, as shown in Fig. 10(vii) , at 0.9 p.u. during the entire sag period. Moreover, no transient in the load voltage is noticed. It can be observed from Fig. 10(viii) that the source currents are increased during the sag duration. It is due to the fact that the compensator supplies reactive current, as shown in Fig. 10(ix) , toward the source to maintain load voltage at a constant value. The load currents are shown in Fig. 10(x) . These are drawn as per the load requirement.
Further, PCC voltages are increased to 1.4 p.u. to create voltage swell and corresponding performance waveforms are given in Fig. 10(xi) -(xv). Balanced and sinusoidal load voltages maintained at 1.1 p.u. are shown in Fig. 10(xii) . Also, no transient is seen during normal to swell and swell to normal. The source, filter, and load currents are shown in Fig. 10(xiii)-(xv) . During swell the filter currents are more which consequently increase the source currents. However, the load currents are nearly same throughout the operation.
IX. CONCLUSION
This paper has presented the design, operation, and control of a DSTATCOM operating in VCM. After providing a detailed exploration of voltage regulation capability of DSTATCOM under various feeder scenarios, a benchmark design procedure for selecting suitable value of external inductor is proposed. An algorithm is formulated for dynamic reference load voltage magnitude generation. The DSTATCOM has improved voltage regulation capability with a reduced current rating VSI, reduced losses in the VSI and the feeder. Also, dynamic reference load voltage generation scheme allows DSTATCOM to set different constant reference voltage during voltage disturbances. Simulation and experimental results validate the effectiveness of the proposed solution. The external inductor is a very simple and cheap solution for improving the voltage regulation; however, it remains connected throughout the operation and continuous voltage drop across it occurs. The future work includes operation of this fixed inductor as a controlled reactor so that its effect can be minimized by varying its inductance.
